


. 9



OBLON, SPIVAK, ET AL DOCKET #: 251144US2 INV: Tetsu HASEGAWA, et al. SHEET 9 OF 43

FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13



13/43

FIG. 14





FIG. 15



15/43

FIG. 16





FIG. 17



OBLON, SPIVAK, ET AL DOCKET #: 251144US2 INV: Tetsu HASEGAWA, et al. SHEET 17 OF 43

FIG. 18




FIG. 19




FIG. 20

## FAILURE PATTERN DETERMINATION MODE






FIG. 21

## FAILURE SCAN CHAIN DETERMINATION MODE



21/43

FIG. 22






FIG. 24




FIG. 25





FIG. 26








FIG. 27

**FIG. 28** 




28/43 **FIG. 29** 




29/43

**FIG. 30** 




OBLON, SPIVAK, ET AL DOCKET #: 251144US2 INV: Tetsu HASEGAWA, et al. SHEET 30 OF 43


30/43 FIG. 31




31/43



32/43



33/43




34/43


	X0R (96a)	XOR (96b)	XOR (96c)	•
RESET	0	0	0	0 0
SET 1		0	0	0 0
SET 2	0	1	0	0 0
SET 3	0	0	-	0 0
• •	0 .	0	0 •	1 0
•••	. 0	. 0	0	0

FIG. 35


35/43



36/43



37/43



38/43

FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45

